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Abstract—We demonstrate high performance enhancement-
mode (E-mode) GaAs NMOSFETs with an epitaxial gate 
dielectric layer of La1.8Y0.2O3 grown by atomic layer epitaxy 
(ALE) on GaAs(111)A substrates. A 0.5-µm-gate-length device 
has a record-high maximum drain current of 336 mA/mm for 
surface-channel E-mode GaAs NMOSFETs, a peak intrinsic 
transconductance of 210 mS/mm, a subthreshold swing of 97 
mV/dec and an ION/IOFF ratio larger than 10
7. Thermal stability 
of the single crystalline La1.8Y0.2O3-single crystalline GaAs 
interface is investigated by capacitance-voltage (C-V) and 
conductance-voltage (G-V) analysis. High temperature annealing 
is found to be effective to reduce the Dit. 
 
Index Terms—Atomic Layer Epitaxy (ALE), enhancement 
mode (E-mode), GaAs MOSFET 
I.  INTRODUCTION 
s the device scaling and performance improving 
continues, silicon CMOS technology is approaching its 
fundamental physical limits. Meanwhile, III-V semiconductors 
have gained more and more attention, as they are promising 
candidates for replacing silicon owing to their high electron 
mobility and high saturation velocity [1-5]. During the past 
decades, tremendous efforts have been made to improve the 
oxide-GaAs interface, which is crucial for device performance 
[6-9]. However, despite some encouraging progress, the 
surface channel E-mode GaAs NMOSFETs still exhibit 
relatively low current drivability due to the high interface trap 
density (Dit) at the oxide-GaAs interface even on (111)A 
substrate [9,10]. In this letter we demonstrate, for the first time, 
that by using atomic layer epitaxy (ALE) [11,12] to deposit 
the gate dielectric, high-performance GaAs surface channel 
NMOSFETs can be achieved. These devices show low 
subthreshold slope (SS) around 97 mV/dec and high on-state 
current (ION) of 336 mA/mm, which is one order of magnitude 
higher than that of other reported devices [9,10]. Systematic 
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study of C-V and G-V characteristics confirms that this novel 
epitaxy has excellent quality of interface, and it is thermally 
stable for the fabrication process of the inversion-mode GaAs 
NMOSFETs. 
II.  FABRICATION OF GAAS NMOSFETS 
The cross-sectional view of a GaAs(111)A NMOSFET is 
schematically illustrated in Fig. 1(a).  The fabrication started 
on 2-inch GaAs(111)A semi-insulating wafers. (111)A surface 
is favorable for GaAs NMOSFET since it’s difficult to form 
As-As bonds which would pin the Fermi-level in GaAs [13]. 
As received GaAs wafers were first degreased by acetone, 
methanol and isopropanol, and then dipped in diluted HCl to 
remove native oxide. Then the wafers were soaked in 10% 
(NH4)2S for 15 minutes at room temperature for surface 
passivation. After the sulfur passivation and de-ionized water 
rinse, the wafers were quickly transferred into the deposition 
chamber within less than 1 minute for dielectric deposition. 
7.5 nm La1.8Y0.2O3 was deposited by ALE in this work, 
followed by 6.5 nm Al2O3 serving as a capping layer to 
prevent La-oxide reacting with water in the air and/or during 
the process. The deposition of La1.8Y0.2O3 film involves 
precursors of lanthanum tris(N,N’-diisopropylformamidinate), 
yttrium tris(N,N’-diisopropyl-acetamidinate) (from the Dow 
Chemical Company) and H2O, and the deposition of Al2O3 
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Fig. 1. (a) Cross section of a GaAs(111)A surface channel E-mode NMOSFET.
(b) High-resolution TEM image and enlarged view of the single crystalline
GaAs – single crystalline La1.8Y0.2O3 interface after 860
oC RTA annealing. The
epitaxial La1.8Y0.2O3 forms a flat and sharp interface on GaAs(111)A substrate. IEEE ELECTRON DEVICE LETTERS. VOL. --, NO. --, ---- 
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used trimethylaluminium(TMA) and H2O as the precursors.   
The base pressure of the reactor chamber was 0.3 Torr. In each 
cycle, the exposure of the La and Y precursors was 0.003 
Torr-seconds and the exposure of H2O was 0.06 Torr-seconds. 
After each H2O pulse, the chamber was purged under nitrogen 
flowing for 80 s to minimize the amount of water and/or 
hydroxyl groups trapped in the oxide film, as they 
considerably degrade the crystallinity and permittivity. More 
detailed deposition process is described elsewhere [12]. To 
fabricate the devices, source and drain regions were 
selectively implanted with a Si dose of 1×10
14 cm
-2 at 30 keV 
and 1×10
14 cm
-2 at 80 keV. Implantation activation was 
achieved by rapid thermal anneal (RTA) at 860 ˚C for 15 
seconds in N2 ambient. The source and drain areas were 
defined by photolithography and then covered by evaporated 
Au/Ge/Ni/Au metal stack. After a lift-off process, RTA at 400 
˚C for 30 seconds in 1 atm. pressure of N2 was performed to 
form ohmic contacts. The device fabrication process was 
completed with electron beam evaporation of Ni/Au as gate 
electrodes, followed by a lift-off process. The fabricated 
devices have a nominal gate length (LG) varying from 0.5 µm 
to 40 µm, while the gate width is fixed at 100 µm. The MOS 
capacitors were fabricated on p-type (Zn doped) GaAs(111)A 
substrates with doping level of 5-7×10
17 cm
-3 and n-type (Si 
doped) GaAs(111)A substrates with doping level of 6-9×10
17 
cm
-3. The same oxide stacks of 7.5 nm La1.8Y0.2O3/6.5 nm 
Al2O3 were used. Ni/Au as the top gate metal was used for the 
capacitor fabrications. Some of the oxide-GaAs stacks were 
annealed in N2 prior to gate electrode formation for studying 
the thermal stability of the oxide-GaAs interface. 
III.  RESULTS AND DISCUSSION 
As shown in Fig. 1(b), the high-resolution transmission 
electron microscopy (HRTEM) image shows that the single 
crystalline La1.8Y0.2O3-single crystalline GaAs (111)A 
interface is atomically sharp and flat, and the lattice planes are 
well aligned. This epitaxial structure of La1.8Y0.2O3/GaAs was 
further confirmed by high resolution X-ray diffraction 
(HRXRD) [12], and the lattice mismatch between La1.8Y0.2O3 
and GaAs, determined by HRXRD, is -0.67%. The output 
characteristics and transfer characteristics of a LG = 0.5 µm 
GaAs(111)A NMOSFET are plotted in Fig. 2(a) and (b), 
respectively. The gate leakage current density is also plotted in 
Fig. 2(b). At gate bias of 5 V and drain bias of 2 V, a high 
maximum drain current of 336 mA/mm is achieved, which is a 
significant improvement of the on-state current compared with 
the previously reported GaAs (111)A NMOSFETs with 
amorphous Al2O3 as the gate dielectric [10]. We believe this is 
due to the novel high-quality La1.8Y0.2O3-GaAs epitaxial 
interface that passivates surface dangling bonds on GaAs 
surface such that the interface traps are greatly reduced. [11,12] 
Peak mobility of these devices is determined to be 310 cm
2/Vs 
at inversion charge density of 2×10
12/cm
2 by split-CV method. 
It reduces to 230 cm
2/Vs at 7×10
12/cm
2 inversion charge 
density. Drive current and channel mobility could be further 
enhanced using GaAs buried channel structure [7] or 
incorporation of InGaAs higher mobility channel materials [3-
5]. Our GaAs NMOSFETs also exhibit a high ION/IOFF ratio 
greater than 10
7 (IOFF at VG = 0.5 V and VD = 2 V; ION at VG = 
2.3 V and VD = 2 V). This high ION/IOFF ratio is a promising 
feature for GaAs as compared to InGaAs, since the latter 
usually suffers from high S/D leakage current as a result of its 
relatively narrower bandgap. The NMOSFETs with any gate 
length fabricated in the work (i.e. from 0.5 µm to 40 µm) 
consistently show a low SS ~97 mV/dec, suggesting a low Dit 
of ~3.010
12/cm
2-eV in the mid-gap using SS = 60mV/dec 





2 as the gate bias increases 
from 0 V to 4 V, but still the leakage current is 5 orders of 
magnitude lower than the drain current (VG = 4 V). Fig. 2(c) 
shows the effective gate length (Leff) and the series resistance 
(RSD) extracted by plotting RCH versus LG, where RCH 
represents the total channel resistance measured from devices 
with various gate lengths under gate bias from 2.5 V to 4 V. 
RSD is determined to be 2.5 Ω·mm, which can be further 
reduced by optimizing the processes of ion implantation and 
Fig. 2. (a)  Current-voltage (I-V) characteristic of a 0.5µm-gate-length GaAs 
NMOSFET with ALE La1.8Y0.2O3 gate oxide. (b) Transfer characteristics and
gate leakage current density of the same GaAs NMOSFET as (a). (c)
Measured channel resistance versus different mask gate length as a function 
of gate bias. RSD of 2.5 Ω·mm and L of ~0.2 µm are determined from the
fitting lines. (d) Extrinsic and intrinsic transconductance (gm) and extrinsic 
drain current versus gate bias of the same GaAs NMOSFET in (a).  
 
Fig. 3. C-V characteristics of the Ni/Al2O3/La1.8Y0.2O3/GaAs(111)A p-type
and n-type MOS capacitors of as-deposited samples (a and d), 600 ˚C
annealed samples (b and e) and 800 ˚C annealed samples (c and f). The
samples b, c, e and f were annealed in a rapid thermal anneal (RTA) system
for 30 seconds in nitrogen atmosphere.  IEEE ELECTRON DEVICE LETTERS. VOL. --, NO. --, ---- 
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S/D contact fabrication. The L, defined as the difference 
between mask gate length (LG) and Leff, is estimated to be ~0.2 
µm, due to the lateral dopant diffusion caused by high 
temperature activation and/or the photolithographic 
misalignment. As shown in Fig. 2(d), the maximum intrinsic 
transconductance (Gm) of the LG = 0.5 µm GaAs NMOSFET is 
~210 mS/mm after subtracting RSD/2, whereas the maximum 
extrinsic Gm is ~138 mS/mm. The Gm can also be improved by 
reducing the thicknesses of La1.8Y0.2O3 and Al2O3 capping 
layer. The equivalent oxide thickness (EOT) is about 4.5 nm.  
 
We further investigate the thermal stability of the oxide-
GaAs interface by comparing the C-V and G-V characteristics 
measured on samples with and without RTA treatment. Fig. 3 
summarizes the C-V characteristics of n-type and p-type 
Ni/Al2O3/La1.8Y0.2O3/GaAs(111)A MOS capacitors. The 
annealing treatments at 600 
oC and 800 
oC were both 
performed in nitrogen ambient for 30 seconds. For the p-type 
C-V characteristics, the frequency dispersion at accumulation 
(VG = -3 V) and depletion regions clearly reduced after the 
annealing at high temperature, which suggests that the 
interface trap density near the valence band edge decreases 
after RTA. Quantitatively, the frequency dispersions 
(C/Cmax) from 1 kHz to 1 MHz at the gate bias of -3 V 
measured on as-deposited, 600 
oC RTA and 800 
oC RTA 
samples are 5%, 2.1% and 1.8%, respectively. As for the n-
type C-V characteristics, the “bump” of the capacitance caused 
by the high density of traps in the depletion region for the as-
deposited capacitors is effectively eliminated after 600 
oC or 
800 
oC annealing. The frequency dispersion at the depletion 
region is also reduced by RTA.  
 
We also used the conductance method to extract the Dit of 
the novel epitaxial interface. [14] The distributions of Dit in 
the GaAs band gap are summarized in Fig. 4. The Dit for both 
upper half and lower half band gaps of GaAs is effectively 
reduced by the high temperature annealing, which is consistent 
with the C-V data shown in Fig. 3. In the lower half of the 
band gap, which is close to the valence band edge, the Dit at 




for the unannealed sample to 5.5×10
11 cm
-2·eV
-1 for the 800 
oC 
and 860
oC annealed samples. Similarly, in the upper half band 
gap, which is close to the conduction band edge, at the 










oC annealed samples. This significant 
reduction of Dit near the conduction band edge and also mid-
gap is the key to realize high-performance surface channel 
GaAs NMOSFETs at epitaxial oxide/semiconductor interface.    
IV.  CONCLUSIONS 
In summary, we have demonstrated high performance 
surface channel E-mode GaAs(111)A NMOSFETs with ALE 
La1.8Y0.2O3 gate dielectric showing record-high drain current 
and sub-100 mV/dec subthreshold slope. We believe this high-
quality epitaxial structure with excellent interface quality is 
very promising for future high-speed low-power logic and RF 
device applications.  
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